Part Number Hot Search : 
4CEXXXX FST3112 3102A M5243 1060C 00250 BYD37 R30L4
Product Description
Full Text Search
 

To Download ENH050Q1-XXX Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 White Electronic Designs Display Systems Division
GENERAL DESCRIPTION
Panelview provides optically enhanced solutions to the standard Sharp LQ5AW136 color active matrix LCD module. The first enhancement is an index matching (IM) film lamination to the front surface of the display polarizer. The IM film is available in two surface treatments - IM/Clear and IM/110 (a 10% diffusion).The second enhancement is the incorporation of a reflective polarizer (RP) to improve brightness by up to 40%. The third enhancement is the addition of prism films (RPp) further increasing the brightness of the display. The module accepts full color video signals conforming to the NTSC(M) and PAL(G-B) system standards. It can withstand an intense environment, the online dimension is suitable for an automotive display, compact size, compatible with 2DIN size. Panelview assumes no responsibility for any damage resulting from the use of the device which does not comply with the instructions and the precautions specified in these specification sheets. Panelview does assume the responsibility for the warranty of the enhanced product.
ENH050Q1-320/450/600
ENH050Q1-320/450/600 Color TFT-LCD Module Features
Slim, lightweight and compact 1. 2. 3. Active area/Outline area=70% Thickness: 16.5mm Mass: 185g (Max)
Built-in video interface circuit and control circuit responsive to two sets of standard RGB analog video signals. Reduced refleciton as a resuld of low reflectance Black-Matrix and Index Matching (IM) film lamination. IM is available in two surface treatments, IM/Clear (glossy) and IM/110 (10% diffusion). It is possible to use both the simultaneous and the independent time sampling. An external clock mode is available. Optical viewing angle: wide view angle (6 o'clock direction.) (Customer can use this module as a 12 o'clock viewing direction type by using a display rotating function to rotate right/left and up/down scanning direction electrically.) This module includes a high luminance edge light that is excellent at low temperature. It is possible to use the dimming frequency (PWM) for backlight.
FEATURES
Dual mode type. [NTSC(M) and PAL(B-G) standards] MBK-PAL enables the 234-scanning lines panel to display a picture with virtually 273-scanning lines. TFT-active matrix-LCD drive system with high contrast. 74,800 pixels (RBG Stripe configurations and full color) 5" diagonal size.
CONSTRUCTION AND OUTLINE
Outline dimensions of TFT-LCD module: See Fig. 3 The module consists of a TFT-LCD panel, driver IC's control PWB mounted with electronic circuits, edge light, frame, front and rear shielding cases. (Backlight driving DC/AC inverter is not built in the module.)
Units pixels dots mm cm mm mm g
MECHANICAL SPECIFICATIONS
Parameter Display Format Active Area Screen Size (Diagonal) Dot Pitch Dot Configuration Outline Dimension (1) Mass
Note: This measurement is typical, and see Fig. 3 for details.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 1 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Specifications 74,800 960 (W) x RGB x 234 (H) 102.2 (W) x 74.8 (H) 13 (5") 0.1065 (W) x 0.3195 (H) RGB Stripe configuration 126.8 (W) x 89.6 (H) x 16.5 (D) 185 (Max)
White Electronic Designs Display Systems Division
INPUT TERMINALS AND THEIR DESCRIPTIONS
ENH050Q1-320/450/600
TTL-LCD Panel Driving Section
(Hi means digital input voltage, Lo means GND.) Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Symbol HSY VSY PWM NTP HRV VRV VSW SAM VCDC VSH VBS BRT VR1 VG1 VB1 VSL VR2 VG2 VB2 GND CKC CK I/O I, O I, O O I I I I I I I I I I I I I I I I I I I, O Description Input/Output horizontal sync. signal (low active) Input/Output vertical sync. signal (low active) Terminal for output PWM of dimming back light Terminal for display mode change of NTSC and PAL Turning the direction of horizontal scanning Turning the direction of vertical scanning Selection signal of two sets of video signals Terminal for sampling mode change DC bias voltage adjusting terminal of common electrode driving signal Positive power supply voltage Composite video signal of sync. seperator Brightness adjusting terminal Color video signal (Red) 1 Color video signal (Green) 1 Color video signal (Blue) 1 Negative power supply voltage Color video signal (Red) 2 Color video signal (Green) 2 Color video signal (Blue) 2 Ground Change the input/output direction of CK, HSY and VSY. Input/Output clock signal (12) (13) Positive (On when VSW=Lo.) Remarks (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) Positive (On when VSW=Hi.)
Note: 1. If CKC='Hi', this terminal outputs horizontal sync. signal in phase with VBS. If CKC='Lo', this terminal will be external horizontal sync. input terminal. 2. If CKC='Hi', this terminal outputs vertical sync. signal in phase with VBS. If CKC='Lo', this terminal will be external vertical sync. input terminal. 3. PWM signal is used for the PWM dimming frequency and it is easy to get PWM signal dimming by combining both HSY and PWM signals. But use this PWM signal in case of input standard NTSC or PAL signal. 4. This terminal is to switch the display mode, and it is NTSC mode when NTP is 'High' and is PAL mode when NTP is 'Low'. 5. When this terminal is 'High', it will be normal and when it is 'Low', it will display reversely on the horizontal direction. 6. When this terminal is 'High', it will be normal and when it is 'Low', it will display reversely on the vertical direction. 7. This terminal is to switch input for groups of RGB color video signals, and Input 1 (No. 13 to 15) is selected when VSW is 'High' and Input 2 (No. 17 to 19) is selected when VSW is 'Low'. 8. This terminal switches to sampling mode. It is the independent data-sampling timing at RGB dot when SAM is 'High' and it is the simultaneous data-sampling timing at RGB dots when SAM is 'Low'. 9. This terminal is applicable to the DC bias voltage adjusting terminal of the common electrode driving signal. If power supply voltage is typical, it is not necessary to re-adjust it. So, Use it in the open condition. However, in the case that the power supply voltage is changed, or power supply voltage is reduced, adjust it externally to get the best contrast with a resistor that is added to this terminal, or semi-fixed resistor, VCDC in module. A recommended circuit is shown in Fig. 5. 10. The sync. signal which will be input, is negative polarity and is applicable to standard composite sync. signal, negative one in the same pulse level. 11. DC voltage supplied to this terminal, makes the brightness of the screen adjustable, which is the black level of the video signal. Although this is adjusted in the time of delivery to get the best display in the condition of the open terminal, it is also able to be re-adjusted externally with a resistor that can be added to this terminal, or a semi-fixed resistor, BRT, in module. A recommended circuit is shown in Fig. 5. 12. CKC-'Hi', CK.HSY.VSY terminals are output mode. CKC='Lo': CK. HSY. VSY terminals are input mode. 13. If CKC='Hi', this terminal outputs the clock for sure drivers. If CKC='Lo', this terminal will be the external clock input terminal.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 2 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
FUNCTIONAL MACHINE AND INPUT/OUTPUT MODE
CKC="Hi" Terminal HSY VSY CK SAM="Hi" Output Output Output "Dot Clock" SAM="Lo" Output Output Output "Pixel Clock" SAM="Hi" Input Input Input "Dot Clock" CKC="Lo" SAM="Lo" Input Input Input "Pixel Clock"
BACKLIGHT DRIVING SECTION
Terminal CN1 No. 1 2 3 Symbol VL1 NC VL2 I/O I I Function Input terminal (Hi voltage side) [14] Non connection Input terminal (low voltage side)
Note: 14. Low Voltage side of DC/AC inverter for backlight driving connects with Ground of inverter circuit.
ABSOLUTE MAXIMUM RATINGS GND = OV, tA = 25C
Parameter Positive power supply voltage Negative power supply voltage Analog input signals (1) Digital input/output signals (2) DC bias voltage of common electrode driving signal Brightness adjusting terminal Storage temperature (3) Operating temperature (3, 4) surface of panel environment Symbol VSH VSL VI VI VCDC VBRT tSTG Top1 Top2 MIN -0.3 -6.0 -0.3 VSL 0 -30 -30 -30 MAX +9.0 +0.3 2.0 +5.4 VSH +5.1 85 85 60 Unit V V Vp-p V V V C C C
Notes: 1. VBS, VR1, VG2, VB1, VR2, VG2, VB2 terminals (Video signal) 2. NTP, HRV, VRV, SAM, VSW, HSY, VSY, CKC, CK terminals 3. The temperature of all parts in module should not exceed this rating. Maximum wet-bulb temperature should be less than 58C. No dew condensation.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 3 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
ELECTRICAL CHARACTERISTICS
RECOMMENDED OPERATING CONDITIONS
TFT-LCD PANEL DRIVING SECTION GND=0V, tA=25C
Parameter Positive power supply voltage Negative power supply voltage Analog input voltage Amplitude DC component High level Low level Histeresis High level Low level Duty cycle Drive capability freq. pulse width NTSC PAL NTSC PAL Symbol VSH VSL VBS VI VIDC VIH VIL VH VOH VOL Duty IOH IOL fH (N) fH (P) tHI (N) tHI (P) trHI1 tfHI1 fV (N) fV (P) tVI (N) tVI (P) trVI1 tfVI1 fCLI fCLI tWH tWL trCLI tfCLI fHI fHI tHI trHI1 tfHI1 fVI tVI (P) trVI1 tfVI2 tSU1 tHO1 tSU2 tHO2 MIN +7.8 -5.2 0.7 -1.0 -3.7 0 0.4 +4.0 0 45/55 -0.28 15.13 15.03 4.2 4.2 fH/284 fH/344 18.2 6.0 20.0 20.0 fCLI/1230 fCLI/465 1.0 50 1H 25 25 1.0 1.0 TYP +8.0 -5.0 1.0 0.7 0 50/50 15.73 15.63 4.7 4.7 fH/262 fH/312 3H 2.5H 18.9 6.8 fCLI/1200 fCLI/435 4.7 fHI/262 3H -
ENH050Q1-320/450/600
MAX +8.2 -4.8 2.0 -1.0 +5.1 +1.0 +5.5 +1.0 55/45 0.25 16.33 16.23 5.2 5.2 0.5 0.5 fH/258 fH/304 0.5 0.5 19.6 7.6 5.0 5.0 fCLI/1170 fCLI/405 8.4 0.05 0.05 fHI/258 5H 0.5 0.5 -
Unit V V Vp-p Vp-p V V V V V V mA mA kHz kHz s s s s Hz Hz s s s s MHz MHz ns ns ns ns Hz Hz s s s Hz s s s ns ns s s
Remarks (1) Input resistor is over 10k. (2) (3) Input resistor is over 10k. (4)
Digital Input voltage
Digital output voltage Output clock
Load resister is over 60k. (5) CKC=High (6) (7) VOH=2.6V VOL=2.3V CKC=High (8) for VBS terminal
Input horizontal sync. component
Input vertical sync. component
Input clock
rise time fall time freq. NTSC PAL pulse NTSC width PAL rise time fall time frequency High width Low width rise time fall time frequency pulse width rise time fall time frequency pulse width rise time fall time
CKC=High, H=1/fH (9) for VBS terminal
SAM=High SAM=Low for CK terminal
CKC=Low (10)
Input HSY (Horizontal sync.)
SAM=High SAM=Low for CK terminal
CKC=Low (11)
Input VSY (Vertical sync.)
(12) for VSY terminal
CKC=Low
Data set up time Data hold time Data set up time Data hold time
(13) (14)
CKC=Low
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 4 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
Parameter DC bias voltage for common electrode driving signal Terminal voltage applicable to brightness Symbol VCDC VBRT MIN 0 +2.0
8. 9. 10. 11. 12. 13. 14. 15.
ENH050Q1-320/450/600
TFT-LCD PANEL DRIVING SECTION
TYP +2.0 +2.3 MAX +3.0 +2.4 Unit V V Remark DC component (15)
Notes: 1. Power supply voltage should not be changed after adjusting VCDC. 2. VR1, VG1, VB1, VR2, VG2, VB2 terminal (Video signal) 3. VBS, VR1, VG1, VB1, VR2, VG2, VB2 terminals 4. HSY, VSY, NTP, VSW, HRV, VRV, SAM CKC, CK terminal 5. HSY, VSY, CK terminals (output mode) 6. CK terminals (output mode) 7. Duty cycle is defined as follows.
Duty=tOL/tOH
tOH tOL
VBS (horizontal sync. component) VBS (vertical sync. component) CK (input mode) HSY (input mode) VSY (input mode) In case of cKC='Lo', it shows the phase different from HSY to CK. In that case, HSY will be taken at the rise timing of CK. In case of CKC='Lo'. it shows the phase difference from VSY to HSY. In that case, VSY will be taken at the rise timing of HSY. Adjsuting the optimal voltage on every module at the typical value of power supply voltage to get the maximum value of contrast. However, in the case that the power supply voltage is changed, for example the level of power supply voltage is reduced, adjust it externally to get the best contrast with a resistor you add to this terminal, or semifixed resistor, VCDC, in module. A recommended circuit is shown in Fig. 5.
BACKLIGHT DRIVING SECTION
Parameter Lamp Voltage Lamp current Lamp frequency Kickoff voltage Symbol VL7 IL fL VS MIN 550 3.0 20 TYP 610 6.5 MAX 670 7.0 70 1450 1500 Unit Vrms mArms KHz Vrms Vrms Remark IL=6.5mArms normal operation tA = +25C tA = -30C
POWER COMSUMPTION tA = 25C
Parameter Positive supply current Negative supply current Total Lamp power consumption
16. 17.
Symbol ISH ISL WS WL
Conditions VSH = +8.0V VSL = -5.0V normal driving
MIN -
TYP 140 55 1.4 4.0
MAX 170 70 1.7 -
Unit mA mA W W
Remark
(16) (17)
Excluding backlight section Reference data by calculation (IL x VL x 1: number of lump)
Circuit Diagram
The circuit block diagram of TFT-LCD module is shown in Fig. 4. BRT, VCDC, external adjusting recommended circuit is shown in Fig. 5. Caution: Turn the power supply on or off (VSH and VSL) at the same time. Be careful to supply all power voltage before inputting signals.
Input/Output Signal Waveforms (Fig. 6)
Caution: For the VBS signal, input standard composite video (or sync.) signal applicable to the operating mode which have NTSC (M) or PAL (B-G) and is selected by the NTP signal.
Dimming Backlight by PWM Timing Chart
If using PWM mode, refer to the timing chart shown in Fig. 7.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 5 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
INPUT/OUTPUT SIGNAL TIMING CHART (FIG. 6) (CKC=HIGH, NTSC: fH=15.7kHz, fV=60Hz/PAL: fH=15.6kHZ, fV=50Hz)
Parameter Horizontal sync. output pulse [HSY] Vertical sync. output pulse [VSY] Vertical phase difference Clock output frequency [CK] pulse width phase difference rise time fall time pulse width phase difference rise time fall time odd field even field NTSC MODE PAL MODE NTSC MODE PAL MODE
(Supply voltage conditions: VSH = +8.0V, VSL = 5.0V) Notes: 18. Adjusted by variable resister (H-POS) in a module. 19. Variable by variable resister (H-POS) in a module. adjustment : tpd = 1, 1 0.7 s 20. Synchronized with HSY, based on falling timing of HSY. 21. VSY signal delays 22. Independent sampling mode. 23. Simultaneous sampling mode.
Symbol tHS2 tPD trHO tfHO tVS tvHO trVO tfVO tpV1 tpV2 fCLO fCLO fCLO fCLO
Min. 3.2 0.4 -
Typ. 3.9 1.1 4H 11.0 1H 0.5H fH x 1201 2 fH x 1209 2 fH x 1201 6 fH x 1209 6
Max. 4.6 1.8 0.5 0.5 28.0 2.0 2.0 -
Unit s s s s s s s s s s MHz MHz MHz MHz
Reward f=fH (18) (19) CL=10pF 1H=1/fH (20) CL=10pF 1H=1/fH (21) SAMC="Hi" (22) SAMC="Lo" (23)
Display Time Range
NTSC (M) mode (NTP=High, CKC=High) Displaying the following range within video signals. * Horizontally: 12.2 ~ 63 s 12.3 ~ 62.9 s * Vertically: 20 ~ 253 H from the falling edge of HSY. (SAM=High) from the falling edge of HSY. (SAM-Low) from the falling edge of VSY.
However, the video signals of (14n+12)H, (14n+20) H/Even field. (14n+17)H, (14n+23) H/Odd field (n=1, 2..., 20) are not displayed on the module. External Clock Mode (NTP=High, CKC='Lo') * Horizontally: 205 ~ 1164 ck 84 ~ 403 ck from the falling edge of HSY. (SAM=High) from the falling edge of HSY. (SAM-Low) from the falling edge
PAL(B-G) Mode (NTP-Low, CKC=High)
Displaying the following range within video signals. * Horizontally: 13.0 ~ 63.8 s 13.1 ~ 63.7 s * Vertically: 26 ~ 298 H from the falling edge of HSY. (SAM=High) from the falling edge of HSY. (SAM-Low) from the falling edge of VSY.
(ck means input external clock.) * Vertically: 20 ~ 253 H
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 6 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
OPTICAL CHARACTERISTICS
tA=25C
Parameter Viewing Angle Range Symbol 11 12 2 CRmax tr td Y x y Condition CR>5 Optimal = 0 IL=6.5mArms IL=6.5mtVms IL=6.5mArms Continuation Intermission Min 60 35 60 60 240 0.263 0.279 10,000 2,000 Typ 65 40 65 30 50 320 0.313 0.329 Max 60 100 0.363 0.379 Unit (degree) (degree) (degree) ms ms cd/m2 hour time Remarks (1,2)
Contrast Ratio Response Time Luminance White Chromaticity Lamp Life Time
Rise Fall
(2,3) (2,4) (5)
+25'C -30'C
(6) (7)
DC/AC inverter for external connection shown in following. Harison Electric Co., Ltd, HIU-288. Notes: 1. Viewing angle range is defined as follows. Fig. 1: Definition of Viewing Angle
Normal line
2 2
12
11
6 o'clock direction
2. Applied voltage conditions: a. VCDC is adjusted so as to attain maximum contrast ratio. b. Brightness adjusting voltage (BRT) is open. c. Input video signal of standard black level and 100% white level. Contrast ratio is defined as follows: Contrast ratio (CR)= Photodetector output with LCD being "white" Photodetector output with LCD being "black"
3.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 7 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
4.
ENH050Q1-320/450/600
Response time is obtained by measuring the transition time of photodetector output, when input signals are applied so as to make the area "black" from "white" and "white" from "black".
white Photodetector output (Relative Value) 100% 90%
black
white
10% 0%
tr
td
time
5. 6.
7.
Measured on th ecenter area of the panel at a viewing cone 1 by TOPCON luminance meter BM-7. (After 30 minutes operation) DC/AC inverter driving frequency : 49kHz Lamp life time is defined as the time when either "a" or "b" occurs in the continuous operation under the condition of lamp current IL=3~7. 0mArms and PWM dimming 100%~5%. (tA=25C) a. Brightness becomes 50% of the original value. b. Kick off voltage at tA=30C exceeds maximum value, 1500Vrms. The intermittent cycle is defined as a time when brightness becomes 50% of the original value under the condition of following cycle. Ambient temperature: -30C
HIGH (6.5mArms)
OFF
5 min. 5 min. 5 min. 5 min.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 8 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
MECHANICAL CHARACTERISTICS
By applying pressure on the active area it is possible to cause damage to the display.
ENH050Q1-320/450/600
Input/Output Connectors Performance
Input/Output connectors for the operation of LCD module (FPC connector 22 pin) Applicable FPC Shown in Fig. 3. Terminal holding force: more than 0.9N/pin. (Each terminal is pulled out at a rate of 25 3mm/min.)
23.0 0.3
+0.05 -0.05 +0.1 -0.1
21 1.0
+0.02 -0.02
1.0 0.7
+0.07 -0.05
+0.15 -0.15
(R0.5)
6 MIN
4
1
3 2
No. 1 2 3 4
5 MIN
Name Base material Copper foil Cover lay Reinforcing plate
Materials Polyimide or equivalent material (25m thick) Copper foil (35m thick) Solder plated in 2 to 12m Polyimide or equivalent material Polyester polyimide or equivalent material (188m thick)
(Fig. 3) FPC applied to input/output connector (1.0mm pitch)
I/O CONNECTOR OF BACKLIGHT DRIVING CIRCUIT
Symbol CN1 Used Connector BHR=02(8.0)VS-1N Corresponding connector SM02(8.0)B-BHS-TB (wire to board) SM02(8.0)B-BHS-1N (wire to board) BHMR-03V(wire to wire) Manufacturer JST JST JST
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 9 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
DISPLAY QUALITY
The display quality of the color TFT-LCD module shall be in compliance with the Incoming Inspection Standards.
ENH050Q1-320/450/600
a) Floor: Conductive treatment of 1M or more on the title (conductive amt of conductive paint on the tile) b) Clean room free from dust and with an adhansive mat on the doorway c) Advisable humidity:50%~70% Advisable temperature:15C~27C d) Workers shall wear conductive shoes, conductive work clothes, conductive gloves and an earth band. If the TFT-LCD module metal parts (shielding lid and rear case) become soiled, wipe them with a soft dry cloth. Wipe off water spots of finger grease immediately. Prolonged contact with water may cause discoloration or spots. The TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on a hard surface. Handle with care. Since CMOS LSI is used in this module, take care of static electricity and ground one's body when handling.
HANDLING INSTRUCTIONS
Mounting the module
The TFT-LCD module is designed to be mounted on equipment using the mounting tabs in the four corners of the module at the rear side. When mounting the module, the M2.6 tapping screw (fastening torque is 0.3 through 0.5N*m) is recommended. Make certain to fix the module on the same plane. Avoid warping or twisting the module.
PRECAUTIONS IN MOUNTING
Polarizer which is made of soft material and susceptible to flaws must handled carefully. A protective film (Laminator) is applied on the surface to protect it against scratches and dirt. It is recommended to peel off the laminator immediately before use, taking care of static electricity. Precautions in peeling off the laminator A) Working environment When the laminator is peeled off, static electricity may cause dust to stick to the polarizer surface. To avoid this, the following working environment is desired.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 10 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
Precautions in Adjusting Module
Variable resistor on the rear face of the module has been adjusted optimally before shipmetn. Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described here may not be satisfied.
ENH050Q1-320/450/600
SHIPPING REQUIREMENTS
Carton storage conditions: Number of layers of carton in stack: 10 layers max Environmental conditions: Temperature: Humidity: 0~40C 60%RH or less (at 40C)
Caution of Product Design
1. The LCD module shall be protected against water by the waterproof cover.
Others
1. Do not expose the module to direct sunlight or intensive ultraviolet rays for many hours; liquid crystal is deteriorated by ultraviolet rays. 2. Store the module at a temperature near room temperature. When stored at lower than the rated storage temperature, liquid crystal solidifies, causing the panel to be damaged. When stored at higher than the rated storage temperature, liquid crystal turns into isotropic liquid and may not recover. 3. If LCD panel breaks, the liquid crystal could possibly escape from the panel. Since the liquid crystal is injurious, avoid contact with the eyes or mouth. Wash with soap immediately if contact with the liquid crystal occurs. 4. Observe all other precautionary requirements in handling general electronic components.
No dew condensation at low temperature and high humidity, Atmosphere Harmful gases such as acid and alkali which corrode electronic components and wires must not be present. Approximately 3 months To prevent TFT-LCD module from being damaged by static electricity, adjust the room humidity to 50%RH of higher and make certain one is grounded before opening the package.
Storage period Opening of package
RELIABILITY TEST
Reliability test conditions for the TFT-LCD module are shown on page 12. and should be strictly avoided. Image retention may occur when a fixed pattern is displayed for a long time.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 11 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
RELIABILITY TEST ITEMS FOR TFT-LCD MODULE
No. 1 2 3 4 5 6 7 8 Test items High temperature storage test Low temperature storage test High temperature and high humidity operating test High temperature operating test Low temperature operating test Electrostatic discharge test Shock test Vibration test Test conditions tP=-85C tP=-30C tP=-60C, 90~95%RH tP=-85C tP=-30C =200V * 200pF(O) 980m/s2 6ms. Frequency Range: 8~33.3Hz Stroke: 1.3mm Sweep: 33.3Hz~400Hz Acceletation: 28.4m/s2 Frequency: 15 minutes 2 hours for each direction of X, Z (1) 4 hours for direction of Y (8 hours in total) -30C~-85C/200 cycles (0.5h) (0.5h) 240h 240h 240h 240h 240h Once for each terminal X, Y, Z 3 times for each direction (JIS C0041. A-7 Condition C)
9
Heat shock test
tP=Panel temperature Evaluation Result Criteria: Note 1: Direction of X, Y, Z is defined as follows:
1 2 o' clock direction Z X Y
6
o' clock direction
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 12 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
White Electronic Designs Display Systems Division
OUTLINE DIMENSIONS
ENH050Q1-320/450/600
126.8 0.3 13 +0.3 -0.2 107.4 (Case open area) 13 +0.3 -0.2
Screen size (102.24 x 74.763) 79.8 (Case open area)
89.6 0.3
Screen center
42.4
RG B RG
960H x 234V dots
89.9 MAX
Direction of best viewing angle (6 o'clock) 13 +0.3 -0.2 16.5 -0.2
+0.3
9.5 5 5 3 datum line
0.2 +0.1 -0.1 3
datum line
2.2
89.2
2.2
31.2
11
03A
Rear View
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 13 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Regulator
+5.3V VSH VSL
VSH
Power supply VSH, VSL
GND Gate driver power supply Source driver CKC Source driver driving signal Control circuit
FRP HSY VSW
Gate driver power supply circuit
CK
Gate driver
TFT-LCD panel SYN Gate driver driving signal
HSY VSY VSW NTP
White Electronic Designs Display Systems Division
Sync. separator
VBS RGB video signal 1 RGB video signal 2 BRT VCDC
Common driving signal (COM) LCD driving signal
Amplifying polarity inversion
Video interface circuit Backlight driving signal Backlight Backlight * driving circuit VHL Power supply for backlignt (Caution) * Not included in the module
ENH050Q1-320/450/600
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 14 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Fig. 4 Circuit block diagram of TFT-LCD module
I/O Signals I/O Connector
560 560
TFT-LCD Module C-MOS LSI
C-MOS LSI
C-MOS LSI
50k 560 1k 15k 8.2k
(Gray scale) 1VPP
560 560 560
E F +5V C +8V -5V +8V
Regulator
I 1k 0.01xF 0.01xF 0.01xF 0.01xF 0.01xF 0.01xF 560
8.2k
A:
under HV
GND
Driver ICs IC 47k +5.3V
B:
SW
2k 10k
0.7VPP +8V -5V COM IC +5.3V IC
5V A
SW
C: B 0.7VPP -5V D 5V
+5.3V 10k
0
White Electronic Designs Display Systems Division
D:
Driver ICs
E: 0 G 5V 0 5V (INPUT) 0
horizontal sync.
HSY VSY PWM N/P HRV VRV VSW SAM VCDC VSH VBS BRT VRI VGI VBI VSL VR2 VG2 VB2 GND CLKC CLK
C-MOS LSI
F:
vertical sync.
G:
clock
(Note) input impedance of A, B, D: >10k input impedance of C: >50k
ENH050Q1-320/450/600
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 15 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Fig. 5 Recommended Circuit
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
tfVO
even field
tpv2
tVHO
trHO
3H (NTSC) 2.5H (PAL)
tpv1
tvs
VIDEO (R,G,B)
0.7 Vp-p
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 16 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
VBS
VSY
HSY
Fig. 6-A Input/Output signal waveforms (CKC= "High")
odd field
1.0 Vp-p
tfHO trVO
Vertical display period: detailed
16.7ms (NTSC) 20ms (PAL)
tVHO
234H (NTSC) 273H (PAL) 19H (NTSC) 25H (PAL) HSY VSY
VBS tHS1
50%
tpd
1H=63.5s (NTSC) 1H=64.0s (PAL)
HSY
50%
10% 90%
White Electronic Designs Display Systems Division
tHS2
12.2 s (NTSC, SAM High) 12.3 s (NTSC, SAM Low) 13.0 s (NTSC, SAM High) 13.4 s (NTSC, SAM Low)
tfH0
Horizontally display area 50.8s (SAM "High") Horizontally display area 50.6s (SAM "Low")
trH0
Video signal VR1~VB1 or VR2~VB2
ENH050Q1-320/450/600
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 17 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Fig. 6-B Input/Output signal waveforms (CKC="High")
NTSC MODE 1190 1195 1200 0 5 10
1185
SYSTEM CLOCK
RESET
SIMULTANEOUS SAMPLING MODE (PIXEL CLOCK)
52.9 ns
INDEPENDENT SAMPLING MODE (DOT CLOCK)
HSY
PAL MODE 1190 1195 1200 1205 0
1185
White Electronic Designs Display Systems Division
SYSTEM CLOCK
RESET
SIMULTANEOUS SAMPLING MODE (PIXEL CLOCK)
INDEPENDENT SAMPLING MODE (DOT CLOCK)
HSY
ENH050Q1-320/450/600
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 18 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
Fig. 6-C Input/Output signal waveforms (CLKC="High")
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
HSY
CK
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 19 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
HSY
VSY
HSY
Fig. 6-D Input/Output signal waveforms (external clock mode NTP="High", CKC="Low")
tWH
trH12
tfVO
tSU1
tWL
tfH12
tH02
tSU2
tfCLI
trVO
HSY
tH01
trCLI
tHI
VSY
1H
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
Period of stop DC/AC inverter oscillation
105H
89H
magnify TIME range
1H
(NTSC)
1/2H 1/2H
PWM
PWM
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 20 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0
VSY
PWM
VSY
HSY
(PAL)
Fig. 7 PWM signal waveform for dimming backlight
525H (NTSC) 625H (PAL)
105H (NTSC)
89H (PAL)
Period of DC/AC inverter oscillation
nH
nH
White Electronic Designs Display Systems Division
ENH050Q1-320/450/600
ADJUSTING METHOD OF OPTIMUM COMMON ELECTRODE DC BIAS VOLTAGE
Normal line Photodetector (including luminosity factor)
To obtain optimum DC bias voltage of common electrode driving signal (VCDC). Photo-electric devices are very effective, and the accuracy is within 0.1V. (In visual examination method, the accuracy is about 0.5V because of the difference amoung individuals.) To gain optimum common electrode DC bias voltage, there is the following method which uses the photoelectric device. (Measurement of flicker) DC bias voltage is adjusted so as to minimize NTSC: 60Hz (30Hz) PAL: 50Hz (25Hz) flicker.
Photo-electric device Output voltage
Polarizing filter
Frame LCD panel Backlight (Plane source)
VCDC LCD
Brightness: Less than 5000cd/m2 Wave length: To be cut less than 400nm
Oscilloscope (X-Y recorder)
Fig. A Measurement system
Fig. 9 Optical characteristics
Photo-electric output voltage is measured by an oscilloscope at a system shown in Fig. A. DC bias voltage must be adjusted so as to minimize the NTSC:60Hz(30Hz) PAL:50Hz(25Hz) flicker with DC bias voltage changing slowly. (Fig. B)
DC bias: Optimum
DC bias: Optimum + 1V
Fig. B Waveforms of flicker
White Electronic Designs Corp. reserves the right to change products or specifications without notice. Original specifications created by Sharp. August 2003 21 Display Systems Division * Hillsboro, OR * (503) 690-2460 * www.wedc.com Rev. 0


▲Up To Search▲   

 
Price & Availability of ENH050Q1-XXX

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X